







**Personal computer system with security features and method.****Publication number:** EP0558222**Publication date:** 1993-09-01**Inventor:** NEWMAN PALMER EUGENE (US); RANDALL DAVE LEE (US); YODER JOANNA BERGER (US)**Applicant:** IBM (US)**Classification:****- international:** G06F11/00; G06F9/06; G06F12/14; G06F21/00; G06F21/06; G06F21/22; G06F21/24; G06F11/00; G06F9/06; G06F12/14; G06F21/00; G06F21/22; (IPC1-7): G06F1/00**- european:** G06F21/00N1T**Application number:** EP19930301110 19930216**Priority number(s):** US19920840965 19920226**Also published as:** US5388156 (A1)  
 JP6243047 (A)  
 BR9300396 (A)  
 EP0558222 (B1)  
 AU663551 (B2)**Cited documents:** EP0432333  
 EP0382468  
 EP0170644

Report a data error here

**Abstract of EP0558222**

This invention relates to personal computer systems and, more particularly, to such a system having security features enabling control over access to data retained in such a system. In particular, a personal computer system in accordance with this invention has a normally closed enclosure, an erasable memory element for selective activation to active and inactive states and for receiving and storing a privileged access password when in the active state, an option switch operatively connected with the erasable memory element for setting the erasable memory element to the active and inactive states, a tamper detection switch operatively connected with the erasable memory element for detecting opening of the enclosure and for clearing any stored privileged access password from the erasable memory element in response to any switching of the tamper switch, and a system processor operatively connected with the erasable memory element for controlling access to at least certain levels of data stored within the system by distinguishing between the active and inactive states of the memory element and between entry and non-entry of any stored privileged access password. In the presently preferred form of the invention, two non-volatile erasable memory elements are provided, one an EEPROM and the other battery backed CMOS RAM.



Data supplied from the esp@cenet database - Worldwide